International Journal of Electrical Power System and Technology
Power and Body-Bias Optimization for FD-SOI Systems-Via Simulations and Algorithms
Abstract
The field of Integrated Circuits is very vast from digital to analog circuits dealing withvarious types of digital circuits our paper deals with the CMOS digital circuits poweroptimization. The paper deals auto-characterizing different FD-SOI circuits with certainmachine learning techniques verifying their outputs along with managing power losses andbody bias voltages in different temperature conditions the machine learning techniques helpoptimize power losses by varying body bias voltages according to the functional loads.Keywords: CMOS, digital circuit, FD-SOI (Fully Insulated Silicon on Insulator), FinFetField effect transistors, voltageReferences (52)
- T Skotnicki et al.: « Innovative Materials, Devices, and CMOS
- Technologies for Low-Power Mobile Multimedia”, IEEE
- Transactions on electron devices, January 2008.
- T Skotnicki, IEDM Conference Short Course: “Low Power
- Logic and Mixed-Signal Technologies”, December 2009.
- T Skotnicki, IEDM Conference Short Course: “CMOS
- Technologies: Trends, Scaling and Issues”, December 2001.
- O. Faynot et al.:” Planar Fully Depleted SOI Technology: a
- powerful architecture for the 20nm node and beyond”, IEDM
- Conference, December 2010.
- Kühn, J. M., Amano, H., Rosenstiel, W., & Bringmann, O.
- (2016, June). Leveraging FDSOI through body bias domain
- partitioning and bias search. In Design Automation Conference (DAC),
- 53nd ACM/EDAC/IEEE (pp. 1-6). IEEE.
- (2018). Retrieved from
- https://www.semiwiki.com/forum/content/7604-fdsoi-status-
- (2018). Retrieved from
- https://it.linkedin.com/company/globalfoundries
- (2018). Retrieved from
- https://www.semiwiki.com/forum/content/7604-fdsoi-status-
- https://www.coventor.com/blog/everything-you-need-to-know-
- about-fdsoi-technology-advantages-disadvantages-and-applications-of-
- https://www.coventor.com/blog/everything-you-need-to-know-
- about-fdsoi-technology-advantages-disadvantages-and-applications-of-
- https://people.eecs.berkeley.edu/~hu/bio.html
- Lebby, M., Sabnis, V., &Atanackovic, P. B. (2010). U.S. Patent
- No. 7,821,066. Washington, DC: U.S. Patent and Trademark Office.
- Reddy, V. K., Guduri, M., Reddy, N. L. D., Dharani, P., Prasad,
- S., & Islam, A. (2016). Threshold Voltage Extraction of 220nm FDSOI
- Device using Linear Extrapolation Method. Indian Journal of Science
- and Technology, 9(40).
- Skotnicki, T., Fenouillet-Beranger, C., Gallon, C., Boeuf, F.,
- Monfray, S., Payet, F., ...&Clerc, S. (2008). Innovative materials,
- devices, and CMOS technologies for low-power mobile
- multimedia. IEEE Transactions on Electron Devices, 55(1), 96-130.
- Ernst, T., Munteanu, D., Cristoloveanu, S., Ouisse, T., Hefyene,
- N., Horiguchi, S., ...&Murase, K. (1999, October). Ultimately thin SOI
- MOSFETs: Special characteristics and mechanisms. In SOI
- Conference, 1999.Proceedings. 1999 IEEE International (pp. 92-93).
- Chiang, T. K. (2013). A novel quasi-3-D threshold voltage model
- for fully depleted quadruple-gate (FDQG) MOSFETs: With equivalent
- number of gates (ENG) included. IEEE Transactions on
- Nanotechnology, 12(6), 1022-1025.
- Colinge, J. P., Park, J. W., &Xiong, W. (2003). Threshold voltage
- and subthreshold slope of multiple-gate SOI MOSFETs. IEEE Electron
- Device Letters, 24(8), 515-517.
- Sánchez, F. G., Ortiz-Conde, A., De Mercato, G., Salcedo, J. A.,
- Liou, J. J., &Yue, Y. (2000). New simple procedure to determine the
- threshold voltage of MOSFETs. Solid-State Electronics, 44(4), 673-
- Terada, K., Nishiyama, K., &Hatanaka, K. I. (2001). Comparison
- of MOSFET-threshold-voltage extraction methods. Solid-state
- electronics, 45(1), 35-40.